


A High Level Hardware Design Language SV+

Alex Wang
Shanghai Jiao Tong University

Master

alex_wang@126.com



Design a high level language SV+ as well as the compiler that compiles the SV+ code into Verilog RTL code